

37 1.(currently amended) A method for testing a unit comprising:  
38 receiving at least one compressed test vector by the unit;  
39 decompressing at least one compressed test vector, bypassing the  
40 decompression if the test vector does not efficiently compress; and  
41 generating at least one output from the unit based at least in part on the testing  
42 of the unit with the decompressed test vector.

1 2.(original) The method of claim 1 further comprising:  
2 compressing at least one output by the unit; and  
3 forwarding the compressed output to a test platform.

1 3.(currently deleted) The method of claim 1 wherein decompressing at least one  
2 compressed test vector comprises bypassing the decompression if the test vector does  
3 not efficiently compress.

4  
5 4. .(original) The method of claim 2 wherein compressing at least one output  
6 comprises bypassing the compression if the output does not efficiently compress.

7  
8 5. .(original)The method of claim 1 wherein the test vector is either one of a  
9 functional vectors, parametric vectors, automatic pattern generation (ATPG) vectors,  
10 initialization vectors, and reset vectors

11

12 6. (original) The method of claim 1 wherein receiving at least one compressed test  
13 vector comprises loading the compressed test vector with either a single pin of the unit  
14 in a serial manner or a plurality of pins in a parallel manner.

15  
16 7. (original) The method of claim 1 wherein the unit is either one of a system on a chip  
17 (SoC), an integrated device, or a chipset.

18  
19 8. (original) The method of claim 1 wherein the test platform is either one of a  
20 workstation, automatic test equipment, network analyzer, and a logic analyzer.

21  
22 9. (original) A system comprising:  
23 a vector generation logic to generate a plurality of test vectors; and  
24 a device under test, coupled to the vector generation logic, the system  
25 to compress at least one of the plurality of test vectors and to decompress  
26 the compressed test vectors when applied to the device under test, and to  
27 compress at least one of the plurality of outputs generated by the device  
28 under test in response to the decompressed test vector or vectors.

1 10. (currently amended) The system of claim 9 further comprising an analysis logic to  
2 receive the decompressed test vectors [plurality of output or outputs].

1 11. . (currently amended) The system of claim 9 wherein the plurality of test vectors is  
2 either one of a functional vectors, parametric vectors, automatic pattern generation  
3 (ATPG) vectors, initialization vectors, and reset vectors.

1 12. .(original) The system of claim 9 wherein the device under test is either one of a  
2 system on a chip (SoC), an integrated device, or a chipset.

1 13. .(original) The system of claim 9 wherein the vector generation logic is either one of  
2 a workstation, automatic test equipment, network analyzer, and a logic analyzer.

1 14. .(original) The system of claim 10 wherein the analysis logic is either one of a  
2 workstation, automatic test equipment, network analyzer, oscilloscope, and a logic  
3 analyzer.

1 15. . (currently amended) An apparatus comprising:  
2 an input port to receive at least one compressed test vector;  
3 a decompression logic to decompress the compressed test vector; and  
4 the apparatus to generate at least one output based at least in part on the  
5 decompressed test vector.

1 16. .(original) The apparatus of claim 15 wherein the input port is a single pin or a  
2 plurality of pins that receive the test vector(s).

1 17. .(original) The apparatus of claim 15 wherein the decompression logic supports a  
2 delta method decompression protocol.

1 18. (original) The apparatus of claim 15 wherein the apparatus is either one of a system  
2 on a chip (SoC), an integrated device, or a chipset.

1 19. (original) The apparatus of claim 15 wherein test vector(s) is either one of a  
2 functional vectors, parametric vectors, automatic pattern generation (ATPG) vectors,  
3 initialization vectors, and reset vectors.

4

5 20. (original) The apparatus of claim 15 wherein the apparatus comprises a  
6 compression logic to compress the output(s).